We investigated the dependence of Cap-less memory on top of silicon with a thickness between 15.5 and 72.3 nm. It was confirmed that the memory margin depends on the impact ionization rate associated with the increased conduction current density and the decreased lateral electric field as the top silicon thickness increases. In particular, we observed that the maximum memory margin is 61 A at a 45 nm top silicon thickness, where the impact ionization rate is maximized. Consequently, we obtained the optimal top silicon thickness of 45 nm for Cap-less memory cells operating in fully depleted silicon-on-insulator n-metal-oxide-semiconductor field-effect transistors. © 2009 American Institute of Physics. ͓DOI: 10.1063/1.3072600͔
As the demand for high-density, low power consumption and high speed dynamic random-access memory ͑DRAM͒ performance increases, the challenge for scaling down is increasing.
1,2 For 30 nm technology, a complicated process is required for a stacked capacitor that must be fabricated with a height more than 2 m causing the leaning effect. 3 To overcome this physical problem, a Cap-less memory cell using the floating body effect ͑FBE͒ on silicon-on-insulator ͑SOI͒ wafers has been considered as a promising candidate cell structure for replacing conventional DRAMs beyond 30 nm technology. [4] [5] [6] A Cap-less memory cell consists of one transistor and operates with a charge storage in the body instead of the conventional charge storage capacitor configuration. This simplifies the fabrication process and reduces the cell size as well. 7 A Cap-less memory cell is a device in which the FBE is used. 8 The excess holes generated from impact ionization cause a threshold voltage shift. 9 Many structures for improving characteristics of Cap-less memory cells have been proposed, 10, 11 but the effect of top silicon storing excess holes has not been reported in the viewpoint of the fundamental research.
In this paper, we investigated the dependence of memory margin of Cap-less memory cell on the top silicon thickness in fully depleted ͑FD͒ SOI n-metal-oxide-semiconductor field-effect transistors.
For device fabrication, the thinning process of SOI wafers with a top silicon thickness of 72.3 nm was performed using a wet etching method for preparing six samples with different thicknesses. Figure 1 shows a transmission electron microscopy ͑TEM͒ cross sectional images of the six SOI structures with top silicon thicknesses of 15.5, 23.7, 36.7, 46.9, 53.2, and 72.3 nm, respectively. It indicates that the smooth interface between the top silicon and the gate oxide is obtained without any dislocations. It shows that the gate oxide and the buried oxide of 8 and 141.9 nm, on average, respectively, were grown. For a FD n-type device, PH 3 plasma immersion source/drain doping was performed with adequate voltage, current, and doping time. 12 Both gate length and width were 10 m and post-rapid thermal annealing in H 2 ͑2%͒ and N 2 ambient was performed for improving interface characteristics. 13 The fabricated samples were characterized by using a parameter analyzer that is capable of picoampere scale measurement in the probe station using tungsten tips. Figure 2͑a͒ shows the transverse electric field of the top silicon for six samples when the back substrate bias is applied at Ϫ20 V. The magnitude of transverse electric field was 210 and 35 kV/cm at 16 and 72 nm, respectively. It shows that the transverse electric fields are "U" shaped along with the top silicon thickness because the left of the fields, near the gate oxide, is higher than the bulk of the top silicon thickness, resulting from the inversion charge. On the other hand, the right of the fields, near the buried oxide, is higher than the bulk of the top silicon thickness, resulting from the hole accumulation charge. In addition, it was shown that the peak electric field of the interface between the top silicon and the buried oxide decreases with the increase in top silicon thickness because excess holes are widely distributed. Furthermore, it was observed that the transverse electric field decreases with the depletion charge as the top silicon thick- ness increases. In other words, the decrease in the depletion charge reduces the body effect.
14 As a result, the threshold voltage decreases at 143 mV as the top silicon thickness increases, as shown in Fig. 2͑b͒ . It demonstrates that the saturated drain current increases with top silicon thickness. This implies that the saturated drain current increases by the reduction in the body effect, which enhances the level of the read after write "0" ͑D0͒ current. Figure 3 shows the I D -V D characteristic curve with varying top silicon thicknesses at the back substrate bias of Ϫ20 V for accumulating excess holes, 15 which are generated from the impact ionization at the edge of the drain, on the interface between the top silicon and the buried oxide. This suggests that the level of D0 current decreases with an increase in top silicon thickness. It was also confirmed that pinch-off voltage increases with top silicon thickness because of the reduction in the threshold voltage. Figure 4 shows the lateral electric field and the conduction current density for top silicon thickness. We confirmed that as the top silicon thickness increases, the lateral electric field decreases with a slope of Ϫ3.57 because it is inversely proportional to the junction depth increasing with the top silicon, resulting in the reduction in the effective channel length. 16 On the other hand, the conduction current density increases with a slope of 5.16, resulting from the reduction in the body effect. It is also shown that the impact ionization rate associated with the lateral electric field and the conduction current density is maximized at a specific top silicon thickness, 45 nm. The relationship between the lateral electric field and the conduction current density can be understood from Eq. ͑1͒. 17 It shows that the impact ionization rate ͑G͒ is proportional to the lateral electric field and the conduction current density.
where ␣ n and ␣ p are the impact ionization coefficients for electrons and holes, respectively, E tri is the vector field on the triangle, J n,tri is the electron current vector on the triangle, and J p,tri is the hole current vector on the triangle. Currents and fields are calculated both as scalar values on the edges of triangles and as vector quantities on the triangles themselves. Figure 5͑a͒ shows the drain current of the read after write "0" ͑D0͒ and the read after write "1" ͑D1͒ currents for each sample when the drain bias is 1.5 and 4 V, respectively. This suggests that as the top silicon thickness increases, the D0 current in the experimental data linearly increases with a ratio of 2.31 A / nm. This value implies the sensitivity of the D0 current depending on the top silicon thickness in the saturation region. On the contrary, D1 current increases with the tendency of the square root function along with top silicon thickness, that is, it saturates at a certain value. The reason that the D1 current was saturated is probably due to the fact that the impact ionization is maximized at a specific top silicon thickness, and the current enhancement is led by the reduction in the body effect. In particular, it was observed that the D1 current level increases with top silicon thickness, but the impact ionization is maximized near 45 nm and then decreases. In other words, the D1 current must be saturated by the trade off between them. The simulation results show good agreement with the experimental results. Thus, we found that the memory margin, which is defined by the difference between the D0 and D1 currents, is 61 A maximized at a 46.9 nm top silicon thickness, as shown in Fig.  5͑b͒ . We confirmed that the memory margin at a top silicon thickness of 46.9 nm increases 3.38 times more than that at 15.5 nm.
In conclusion, we investigated the electrical characteristics by top silicon thickness variation in FD SOI Cap-less memory cells. We observed that D0 and D1 show different mechanisms with an increase in top silicon thickness. We also confirmed that an optimal top silicon thickness exists for maximum memory margin, which is 45 nm. We propose that this optimal top silicon thickness can be a significant basis for the fabrication of a Cap-less memory cell.
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